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Abstract 
The effect of Single-Event Transients (SETs) (at a 
combinational node of a design) on the system reliability is 
becoming a big concern for ICs manufactured using 
advanced technologies. An SET at a node of combinational 
part may cause a transient pulse at the input of a flip-flop 
and consequently is latched in the flip-flop and generates a 
soft-error. When an SET conjoined with a transition at a 
node along a critical path of the combinational part of a 
design, a transient delay fault may occur at the input of a 
flip-flop. On the other hand, increasing pipeline depth and 
using low power techniques such as multi-level power 
supply, and multi-threshold transistor convert almost all 
paths in a circuit to critical ones. Thus, studying the 
behavior of the SET in these kinds of circuits needs special 
attention. This paper studies the dynamic behavior of a 
circuit with massive critical paths in the presence of an 
SET. We also propose a novel flip-flop architecture to 
mitigate the effects of such SETs in combinational circuits. 
Furthermore, the proposed architecture can tolerant a 
Single Event Upset (SEU) caused by particle strike on the 
internal nodes of a flip-flop. 
1. Introduction 
Radiation-induced soft errors pose a major challenge to 
the design of memories and logic circuits in nanometer 
technologies. Neutron radiations from cosmic rays or alpha 
particles from packaging materials are common causes of 
soft errors in the nodes of a circuit.  These radiations 
generate concentrated bursts of excess charges at random 
locations in a semiconductor substrate. These charges may 
be collected by a p-n junction resulting in a current pulse of 
very short duration in the signal value, usually termed 
Single-Event Upset (SEU). An SEU occurs in the hold state 
of a memory cell or in a flip-flop and causes a soft error 
when the content of the storage element is flipped. 
Furthermore, an SEU may occur in an internal node of a 
combinational circuit and subsequently be propagated to a 
storage element and be latched there. In this case, it is 
usually called Single Event Transient (SET). Combinational 
circuits have a natural barrier to propagating SETs to their 
output. When an SET occurs at an internal node of a logic 
circuit, there are three masking factors that have impact on 
the SET: logical masking, temporal masking, and electrical 
masking [1].
In spite of these three masking mechanisms, an SET with 
enough amplitude may appear in the sampling window of a 
flip-flop in the circuit and can be latched in the flip-flop. To 
eliminate erroneous results due to this erroneously latched 
data, latches should protect themselves against these errors. 
As process technology scales below 100 nanometers, 
studies indicate high-density, low-cost, high-performance 
integrated circuits, characterized by high operating 
frequencies, low voltage levels, and small noise margins 
will be increasingly susceptible to SETs and this will result 
in unacceptable soft error failure rates even in mainstream 
commercial applications [1], [2].
Several researches study the soft-error caused by particle 
strike in the combinational and sequential parts of a circuit. 
Some works propose algorithms to estimate circuit 
vulnerability to an SEU/SET whereas, the other works 
propose device and circuit techniques to protect circuit 
against the SEU/SET.  
Mohanram [3] proposes a comprehensive technique for 
simulation of transients caused by SETs in combinational 
logic circuits. Based upon linear RC models of gates, the 
proposed technique integrates a closed-form model for 
computation of the SET-induced transient at the site of a 
particle strike with propagation models for the transients 
along a functionally sensitized path. Gill, et al. [4] introduce 
an approach for computing soft error susceptibility of nodes 
in large CMOS circuits at the transistor level. Zhao, et al. 
[6] propose a noise impact analysis methodology based on a 
Noise Probability Density Function  (NPDF) transformation 
technique to evaluate the circuit vulnerability to SEU. 
Krishnamohan, et al. [5] propose an error-masking design 
technique for static CMOS combinational circuits that 
exploits the inherent temporal redundancy (timing slack) of 
logic signals to increase soft-error robustness. Because logic 
signals on the critical paths do not have a reasonable timing 
slack, this method is not applicable to latches in critical 
paths of a circuit whose behavior in the event of an SET has 
a great impact on the functionality of the circuit.   
Almost all of these works study the SET and its impacts 
on steady state voltage levels. However, dynamic behavior 
of a signal in the presence of an SET should be studied. 
When an SET is conjoined with a transition (dynamic 
behavior) on a value of a node along a critical path of the 
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combinational part of a design, a transient delay fault may 
occur at the input of a flip-flop.  
 This paper studies the dynamic behavior of signals in a 
circuit with massive critical paths in the presence of an 
SET. Note that, examining the histogram of the critical-path 
delays for a typical digital block reveals that only a few 
paths are critical or near critical and that many path have 
much shorter delays [8]. But, using some high speed and 
low power techniques increases the number of critical paths 
in the circuit. The pipeline depth is increasing to 15 or 20 in 
order to accommodate the speed increase. Today 10 levels 
of logic in the critical path is more common and this 
number is expected to be decreasing further [9].  This 
decreasing numbers of gates in the pipeline stages results in 
an increasing number of critical paths in the circuit. On the 
other hand, using multiple voltage supply [8], Dynamic 
Voltage Scaling (DVS) [10], and multiple threshold voltage 
transistor [8], some of the major low power techniques, 
convert almost all paths in the combinational part of the 
circuit to critical ones.  When a transition at the internal 
node along a critical path synchronizes with an SET caused 
by particle strike, a transient delay fault may be generated. 
When this transient delay fault appears at the input of a 
storage cell, it can be latched in the storage element as a soft 
error. We study the effect of SET in the critical paths of a 
circuit. We show that a particle strike at a node on a critical 
path may appear as an erroneous value at the input of a flip-
flop in two shapes: a transient pulse voltage, or a transient 
delay fault. It should be noted that, electrical masking 
mechanism which can attenuate a transient pulse has a very 
low effect on transient delay. Furthermore, we propose a 
new flip-flop architecture based on the clock gating 
techniques to detect and correct the SET and SEU in a 
circuit. 
The rest of this paper is organized as follows. The next 
section introduces the transient fault model that is used in 
this paper. Section 3 describes the effect of an SET on 
voltage level of signals. The effect of an SET on critical 
path is explained in Section 4. Section 5 explains a 
protection mechanism and new flip-flop architecture to 
detect and correct the SET and SEU in a digital circuit. 
Section 6 demonstrates experimental results. Finally, 
conclusions are appeared in the last section.  
2. Transient Fault Model 
When high-energy neutrons (presented in terrestrial 
cosmic radiations) or alpha particles (that originated from 
impurities in the packaging materials) strike a sensitive 
node in the CMOS circuit, they generate a dense local track 
of additional electron-hole pairs in the substrate. In the case 
of CMOS circuits, a sensitive node in the semiconductor is 
the drain of the OFF-transistors [4]. This additional charge 
is collected by the drain of an OFF transistor and a current 
spike is appeared. The current spike can be represented at 
the device level by a current source. Messenger [7] models 
this transient current as a double exponential injection 
current: 
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where Q is the charge (positive or negative) deposited as a 
result of the particle strike, 1τ is the collection time-
constant of the junction, and 2τ is the ion-track 
establishment time-constant. In the rest of the paper, we will 
use this current model. Using the piecewise linear capability 
of modeling signals in HSPICE, this paper models this 
double exponential transient pulse current with a piecewise 
linear signal to generate some experimental results. Karnik, 
et al. [1] show that an SEU lasts about 100ps for 0.6um 
technology. In this paper, the maximum width of this 
transient current pulse is shown by maxτ .
3. Propagating an SET along a path 
Consider a 2-input NAND gate. The effect of a particle 
strike on a NAND gate is shown in Figure 1.  When inputs 
A and B are at logic values ‘1’ and ‘0’, respectively, 
transistors P1 and N2 are in their OFF-state, so their drains 
(i.e., nodes p and n) are susceptible to a particle strike. The 
current source Iinj of Figure 1-II models the effect of the 
particle that strikes the sensitive node n.  Figure 1-III and -
IV show two different effects on the output voltage. If the 
two inputs A and B are stable at logic values ‘1’ and ‘0’, 
respectively, then a transient pulse will appear on the output 
node. If the input B changes during the particle strike, then 
an early edge will occur at the output node. An early edge 
may cause a soft-error in the downstream storage cells that 
are on a path with propagation delay less than maxτ .  Thus, 
if the propagation delay of the path is greater than maxτ  the 
early edge cannot generate a soft error. 
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0 0 1
0 1 1
1 0 1
1 1 0
A B O
A
B
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A
B
1
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(I) Truth table of NAND
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(V) Particle hit to node p
(IV) Early edge
(VI) Late edge
Figure 1 Effect of a transient current on the output 
voltage of a NAND gate 
Figure 1-V and -VI show the case of a particle that hits 
the sensitive node p. In this case, extra charges in the node p 
can increase the delay of the NAND gate while the input B
changes during the particle strike (i.e., a late edge is 
occurred). If such a delay occurs on a critical path of the 
design, it may cause a soft-error in the circuit. A late edge is 
also called transient delay.
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On the other hand, a transient pulse caused by a particle 
strike may be changed when it propagates along a path in 
the circuit. A propagating transient pulse along a path may 
be masked, attenuated and propagated, converted to an early 
edge or a late edge, or even converted to a dynamic hazard. 
Figure 2 shows the five different effects of a transient pulse 
voltage generated at a node along its propagation path.  
If a transient pulse reaches an input of a gate (e.g., a 2-
input OR gate), but the other input is in the controlling state 
(e.g., 1 for OR), the transient pulse will be completely 
masked and the output will be unchanged. Therefore, this 
SET will not cause a soft error (Figure 2-I). If a transient 
pulse reaches an input of a gate (e.g., a 2-input OR gate), 
but the other input is in the non-controlling state (e.g., 0 for 
OR gate), because of the bandwidth limitation of the gate, 
an attenuated transient pulse will appear at the output of the 
gate (Figure 2-II). If a transient pulse reaches an input of a 
gate (e.g., OR), while the other input has a transition, the 
transient pulse may be attenuated (Figure 2-III), converted 
to an early edge (Figure 2-IV), converted to a late edge (i.e.,
delay, Figure 2-V), or converted to a dynamic hazard 
(Figure 2-VI). Dynamic hazard conversion attenuates the 
transient pulse width and increase the chance of the 
electrical masking. Thus, we do not consider this effect in 
the rest of the paper. 
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Figure 2 SET propagation mechanisms 
The effect of propagated transient pulse has been studied 
in several works [3][4]. The early and late edge effects may 
have erroneous effects on shortest and critical paths of the 
circuit, respectively, as a delay fault, which next section 
deals with these issues. 
4. Sensitive paths 
In this section, we determine the paths in which early 
and late edges may lead to a soft error.  First, we define 
some terminologies that are useful to determine these 
sensitive paths. 
Definition 1: A sampling window (tsw) is the time that is 
bounded by the setup time (tsu) and hold time (th) around the 
active clock edge of a flip-flop (Figure 3-I).  
Lemma 1: An SET results in a soft error if it appears in 
the sampling window of a flip-flop. 
Definition 2: An early edge sensitive path is a path in 
which an early edge caused by an SET may results in a soft 
error. 
Definition 3: A transient delay (late edge) sensitive path 
is a path in which a   transient delay may lead to a soft error. 
Otherwise, the path is called transient delay insensitive. In 
other words, a transient delay never causes a soft error in a 
transient delay insensitive path. 
Definition 4: SET-setup time (tSETs) is the time that the 
data input of a storage cell must be valid before the 
sampling window so that any transient delay (late edge) on 
the input of the storage cell cannot be latched in the storage 
cell (Figure 3-I).  
tsu
th
tSETs tSETh
tSW
tSETs
tSW
CLOCK CLOCK
D
td – (T -tSETs-tsu)
(I) (II)
Figure 3 SET-setup time and SET-hold time 
Lemma 2: The SET-setup time is equal to maxτ  (i.e., the 
maximum width of SET).   
Definition 5: SET-hold time (tSETh) is the time that the 
data input of a storage cell must remain stable after the 
sampling window so that any early edge on the input of the 
storage cell cannot be latched in the storage cell (Figure 3-
I).  
Lemma 3: A path with propagation delay less than 
hmax t+τ  is an early edge sensitive path. 
Lemma 4: A path is transient delay sensitive if its 
propagation delay (td) is greater than ( )suSETs ttT +− ,
where T is the period of the clock (i.e.,
( )suSETsd ttTt +−> ). 
In the next section, we propose protection mechanisms 
and corresponding flip-flop architectures to detect and 
correct the transient pulse, early edge, and late edge 
(transient delay) that lead to a soft error in the flip-flop. 
5. Protection Mechanism 
To protect a circuit against the erroneous early edge, it is 
enough to increase the propagation of the shortest path of 
the circuit to hmax t+τ . This minimum-path delay can be 
realized by adding buffers to shortest paths during logic 
synthesis. Therefore, this process introduces a certain 
amount of power and area overhead. However, in some 
design methodologies using multi-level voltage supply or 
multi threshold voltage logic can be used to guarantee this 
minimum path delay such that the power consumption 
decreases. 
In the sequel, we will analyze a sampling mechanism to 
protect a flip-flop against a transient pulse and transient 
delay in the combinational parts of the circuit. For this 
purpose, we first investigate the possible faulty signals at 
the data input of the flip-flop that may cause a soft error.  
Figure 4 shows all the possible faulty signals at the input 
of a flip-flop that can create an erroneous data in the flip-
flop. Signals of Figure 4-a and -b may occur at the input of 
all types of flip-flops in the design (those at the end of a 
transient delay sensitive path and those at the end of other 
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paths). Signals of Figure 4-c and -d may occur only at the 
input of flip-flops that are at the end of a transient delay 
sensitive path.  
A protection mechanism should detect these erroneous 
signals and correct the latching value in the flip-flops with 
minimum area, time, and power overhead on the normal 
operation of the circuit. 
D(a)
maxτ<
maxτ<
maxτ<
maxτ<
D(b)
D(c)
D(d)
Figure 4 Possible erroneous signals caused by SET at 
the input of a flip-flop 
In the sequel, we propose two SET-tolerant flip-flops for 
transient delay sensitive paths and transient delay 
insensitive paths of the design. The proposed architectures 
detect and correct the transient pulse and transient delay 
fault at the input of the flip-flop. Furthermore, for 
completeness of the protection the proposed architectures 
can also protect flip-flops against a possible SEU in the 
internal nodes of the flip-flops. 
5.1 Multiple sampling protection method 
Three-sampling scheme is a conventional approach to 
detect the erroneous pulse at the input of a flip-flop ([5]and 
[11]).  Figure 5 shows a three-sampling scheme to detect a 
transient pulse. CLK and D are the clock and data inputs of 
the flip-flop, respectively. Using three samples a, b, and c, a 
three-sampling scheme detects and corrects a possible 
transient pulse on D. To guarantee the correctness of this 
algorithm, the time interval between each two consecutive 
samples should be greater than the maximum width of the 
transient pulse (i.e., maxτ≥Δ ). The first sample is latched 
at ( )maxτ>Δ  time before the rising edge of the clock. The 
second sample is latched at the rising edge of the clock. 
Finally, the third sample is latched at ( )maxτ>Δ  after the 
rising edge of the clock. In this scheme, b will be selected as 
the default output. If there is a discrepancy between the first 
two samples, the third sample (i.g., c) will be selected as the 
output. The first sample is called voter sample, the second 
sample is called main sample, and the third sample is called 
arbiter sample. The maximum timing penalty of this 
method in the presence of a transient pulse is Δ .
(I) Transient Pulse
a b c
0
1
a
(III) Detection and Correction Logic
c
 b
b
CLK
D
Δ Δ
Figure 5 Three-sampling scheme to detect and correct a 
transient pulse  
Figure 6 shows the sampling method to detect and 
correct a transient pulse and delay. Using the three samples, 
Figure 6-III shows the logic to detect and correct the SEU at 
the input of a flip-flop. Although, this three sampling 
method detect and correct the transient pulse and delay, it is 
sensitive to a transient pulse that may occur while the third 
value is sampled.  
(I) Transient Pulse (II) Transient Delay
a b c a b c
0
1
a
(III) Detection and Correction Logic
c
b
 b
c
Figure 6 Three-sampling scheme to detect and correct a 
transient pulse and transient delay fault  
Figure 7-I shows the failure case of the three-sampling 
scheme. Based on the detector and corrector logic of Figure 
6-III, instead of the correct logic value ‘1’ the erroneous 
logic value ‘0’ is latched in the victim flip-flop. In this case, 
a forth sample with maxτ>Δ  delay after the third sample 
can solve the issue (Figure 7-II). Figure 7-III shows the 
detector and corrector logic. In this circuit, the default value 
is the main sample (i.e., b sample). If a transient pulse or 
delay is detected during the sampling window of the flip-
flop, the third sample is selected and latched in the flip-flop. 
The maximum timing penalty of this method is Δ×2 .
a b c a b c d
0
1
a
b
c
 b
c
d
(I) Failure in TSM (II) Four Sampling (III) Detection and Correction Logic
Figure 7 Four-sampling scheme  
Note that, in this case, a new correct rising edge caused 
by a shortest path to this victim flip-flop should not interfere 
with the transient delay. Otherwise, the fourth sample may 
cause an incorrect value latched in the flip-flop; so, in this 
case, SET-hold time should be greater than Δ×2  (i.e.,
Δ×> 2tSETh ).  
In the next section, we propose two architectures to 
implement the proposed sampling methodologies. 
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5.2 Proposed structure 
An architectural or circuit technique for implementing 
the proposed sampling methods should consider the 
following design issues:  
SET and SEU tolerant: It should implement the three or 
four sampling method to eliminate all possible SET or SEU 
in the combinational and sequential parts.  
Power, time, and area overhead: because the rare 
occurrence of SEU/SET, the proposed techniques and 
structures introduce a low power, time and area overhead in 
the normal operation of the circuit. 
Parameter variations: Parameter variations (caused by 
local or global process variation, or environmental effects) 
in a deep-submicron design may uncertain the delay in a 
design. Furthermore, these variations may be data 
dependent. In other words, these variations may reveal their 
worst-case impact on circuit performance only under certain 
data sequence. Thus, finding the SET sensitive paths 
become difficult under these uncertainly. Furthermore, as a 
result of the process and of the environmental variations, the 
clock signal may have both skew (spatial variation) and 
jitter (temporal variation). The correctness of the proposed 
structure in present of these issues should be guaranteed. 
For the sake of briefly and clarity, this paper focuses on 
the first two issues. However, some short solutions are 
proposed for the other issues. 
5.3 SET/SEU tolerant flip-flop 
Reusing the present test structures (e.g., scan flip-flops) 
in a circuit to cope with SET and SEU issues may be a 
promising technique to propose an optimum (low power, 
time, and area overhead) SET/SEU tolerant structure. 
Using scan latches in parallel with system latches is 
becoming an efficient way to handle different problems 
during test and debug of a circuit ([12] and [13]). Sharifi, et 
al. [12] propose a selective trigger scan architecture made of 
two parts (system part and test part) to reduce the test data 
volume and test dynamic power consumption. 
Kuppuswamy, et al. [13] propose a microprocessor full 
hold-scan architecture that comprises two distinct circuits: a 
system flip-flop and a scan portion.  This architecture is 
implemented in the 90nm Intel® Pentium® 4 processor.  
Using the scan portion of these types of flip-flops, we 
implement the proposed sampling methods to obtain a soft-
error tolerant flip-flop. 
Reusing scan part flip-flop and using clock gating 
technique, Figure 8-I shows our proposed architecture to 
detect a transient pulse at the input of the flip-flop. The flip-
flop architecture consists of three parts: system, scan, and 
protection portions. Protection portion consists of three 
gates (an XOR, an AND, and an inviter) and a delay 
generator. The clocking scheme of the proposed architecture 
is based on the pulse-flip-flops [8] and the clocking signals 
are shown in Figure 9-I. Using a delay generator, the 
proposed architecture samples the first two samples of 
Figure 5-I, simultaneously (Figure 9-II). If there is a 
discrepancy between samples a and b the third sample (i.e.,
c) is latched as the output of the flip-flop.  
Latch
LBLatchLA
Latch
PH1Latch
PH2
C4
D1
C1
D3
C3
CLK1
D
Q
SO
Scan portion
System flip-flop
a
bC2
D2
c D6
C6
CLK2
CLK1
CLK2d
Pr
o
te
ct
io
n
 p
or
tio
n
D4
D6
C6
CLK1
CLK1
Latch
LBLatchLA
Latch
PH1Latch
PH2
C4
D1
C1
D3
C3
CLK1
D
Q
SO
Scan portion
System flip-flop
a
bC2
D2
c D6
C6
CLK2
CLK1
CLK2
d
Pr
o
te
c
tio
n
 
po
rt
io
n
D4
D6
C6
CLK1
D
_D
e
la
y
(I) For transient delay  insensitive paths
(II) For transient delay sensitive paths
Figure 8 SEU/SET-Tolerant flip-flops  
When there is not any SET at the input of the flip-flop, 
this flip-flop can also tolerate an SEU in its internal nodes 
during its hold time, if the three samples a, b, and c are 
identical. To guarantee this equality, tSETh should be grater 
than τmax.  Because one node may be upset, any bit-flip on a
or b is corrected by node c. Furthermore, any bit-flip on 
node c does not change the output of the flip-flop. This flip-
flop can be used on the transient delay insensitive paths. 
Figure 8-II shows our proposed architecture to detect a 
transient pulse and delay at the input of the flip-flop on the 
transient delay sensitive path. The flip-flop architecture 
consists of three parts: system, scan, and protection
portions. Protection portion consists of seven gates and a 
delay generator. The clocking scheme of the proposed 
architecture is based on the pulse-flip-flops [8] and clocking 
signals are shown in Figure 9-II, -III. Using a delay 
generator, the proposed architecture samples the first two 
samples of Figure 7-II, simultaneously (Figure 9-II, -III)). If 
there is a discrepancy between samples a and b the third 
sample (i.e., c) is latched as the output of the flip-flop. In 
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addition, sample c is also latched as the final output if there 
is a transient delay at the data input. This architecture can 
also tolerate an SEU at its internal node if Δ×> 2tSETh .
The condition Δ×> 2t SETh , which guarantees the SET 
detection, is compassed by considering a minimum-path 
length constraint during the design process. This minimum-
path length can be realized by adding buffers to the shortest 
path during logic synthesis. Therefore, this process 
introduces a certain amount of power and area overhead.  
D_Delay
b
a
c
dD
CLK1
CLK2
Δ2
D_Delay
b
a
c
dD
CLK1
CLK2
Δ2
D_Delay
b
a
c
dD
CLK1
CLK2
Δ2
(I) Transient pulse (II) Transient delay (III) Transient pulse
Figure 9 Clock and data signals 
6. Experimental Results 
We have implemented a C++ program to detect the 
number of flip-flops that are fed by transient delay (late 
edge) sensitive paths and early edge sensitive paths.  
Table 1 shows some experimental results obtained by 
running the program on seven ISCAS89 benchmark circuits. 
We have simulated these circuits by using 100,000 inputs. 
The delay of paths is computed based on these inputs. The 
power consumption is obtained by computing the number of 
transitions in the circuits during simulation. 
Table 1 Overheads of the proposed flip-flop 
s298
s344
s526
Circuit
21.4%
53.3%
19.0%
# LESP FF*
s1196 5.5%
s5378 6.1%
s349 33.3%
s35932 15.7%
0
50%
0
# LESP_EESP FF*
0
0
80%
100%
21.3%
23.5%
19.8%
Area Overhead
8.3%
13.1%
20.7%
20.6%
9.8%
7.5%
11.1%
Power Overhead
2.6%
4.5%
7.3%
3.1%
* LESP FF = Flip-Flops on Late Edge Sensitive Paths
** LESP_EESP FF = LESP Flip-Flops on Early Edge Sensitive Paths
The second column of Table 1 shows the percentage of 
flip-flops that are fed by transient delay fault sensitive 
paths. Column 3 shows the percentage of flip-flops of 
transient delay fault sensitive path that are also on early 
edge sensitive paths. The area overhead due to applying the 
proposed flip-flop architecture is shown in Column 4. 
Finally, the last column shows the power overhead caused 
by using flip-flop architecture in the normal operation. Note 
that, the power overhead consists of the number of extra 
transitions in the protection and scan portions. The flip-flop 
architecture of Figure 8-(II) can detect types of delay faults 
that are less than maxτ . Thus the proposed architecture can 
also be used in an online delay testing scenario. This 
multipurpose testing of the proposed architecture can justify 
its area overhead on some benchmark circuits. 
7. Conclusions  
This paper considers logic circuits with many critical 
paths; and studies the effect of single event transient (SET) 
caused by particle strike on the nodes along the critical 
paths. This paper shows three different erroneous effects of 
an SET at the input of a flip-flip: a transient pulse, an early 
edge and a late edge (transient delay). The paper also 
proposes two flip-flop architectures to detect and correct 
these erroneous effects. 
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